A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: thinning the device layer of SOI wafer
thinning the device layer of SOI wafer
2004-07-26
Wang Zheyao
2004-08-04
Kirt Williams
thinning the device layer of SOI wafer
Wang Zheyao
2004-07-26
Hi Guys,

I want a SOI wafer with device (top) silicon layer 0.5 micron, but
the thinnest device silicon layer of the SOI wafers I can get is 3 microns.
A method to thin the device silicon layer from 3 microns to 0.5
micron is to use thermal oxidation or CMP. Does anyone how these
methods and give me some advice?

Thank you in advance.

Zheyao Wang



reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
Tanner EDA by Mentor Graphics
Mentor Graphics Corporation
MEMStaff Inc.
Harrick Plasma, Inc.