A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: About flatness of silicon wafers
About flatness of silicon wafers
2007-11-29
Andrea Mazzolari
2007-11-29
Ken Smth
2007-11-30
Nodes Norbert
About flatness of silicon wafers
Nodes Norbert
2007-11-30
Hello.

Besides SEMI standards (e.g. M1-0707 for polished Si wafers), there is
also the standard DIN 50441-5, which defines some more parameters, e.g.
LTV (local thickness variation), TIR (total indicated reading) and
others.

Best regards,

Norbert Nodes

n.nodes@evgroup.com

-----Original Message-----
From: mems-talk-bounces@memsnet.org
[mailto:mems-talk-bounces@memsnet.org] On Behalf Of Andrea Mazzolari
Sent: Donnerstag, 29. November 2007 22:01
To: mems-talk@memsnet.org
Subject: [mems-talk] About flatness of silicon wafers

Hi All,
I'm interested to flat silicon wafers. Which are the parameters which
quantify flatness of a silicon wafer ? I know meaning of TTV, warp and
Bow.
Is there something else which is specifing flatness of a silicon wafer ?

reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
Process Variations in Microsystems Manufacturing
Nano-Master, Inc.
MEMS Technology Review
MEMStaff Inc.