A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: silicon/sio2/si3n4
silicon/sio2/si3n4
2002-10-28
Qintao Zhang
2002-10-29
Priyanka Aggarwal
2002-10-29
Atul Garg
2002-10-29
hbernie@nmrc.ie
2002-10-30
kin@astri.org
silicon/sio2/si3n4
kin@astri.org
2002-10-30
I think there are two main reasons. One is that there is
great difference of the lattice constant between the Si and
Si3N4. It will produce a great stress on the silicon. I saw
a guy directly deposited the silicon nitrite on the wafer
and the wafer broke when it came out from furnace. So, a
stress relief layer which is usually SiO2 will be added
between them. The other reason of adding a SiO2 layer is to
produce an etch stop layer for dry etch.

>
> Hi, all
>
> I am a new member on MEMS. I am trying to understand a
> capacitor structure composed of silicon/silicon dioxide/
> silicon nitride sandwich. I am wondering why need a
> silicon dioxide layer in the middle? silicon nitride is
> also a good insulator, why we need two insulators for a
> capacitance? Are there big difference between silicon
> dioxide and silicon nitride, especially on electrical
> property?
> Thanks a lot
>
> Qintao Zhang
>
>
>
> ---------------------------------
> Do you Yahoo!?
> Y! Web Hosting - Let the expert host your web
> site_______________________________________________
> MEMS-talk@memsnet.org mailing list: to unsubscribe or
> change your list options, visit
> http://www.memsnet.org/mailman/listinfo/mems-talk Hosted
> by the MEMS Exchange, providers of MEMS processing
> services. Visit us at http://www.memsnet.org/


reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
Addison Engineering
Nano-Master, Inc.
University Wafer
Harrick Plasma, Inc.