A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: Re: DRIEetch of highly doped silicon wafers
Re: DRIEetch of highly doped silicon wafers
2002-11-12
Masa Rao
minifabs
2002-11-13
Cesare
2002-11-14
Neal Ricks
Re: DRIEetch of highly doped silicon wafers
Masa Rao
2002-11-12
Serdar,

    We've been etching heavily B-doped Si wafers (resistivity < 0.02 ohm-cm) on
a Plasmatherm SLR 770 for a while now.  No noticeable difference in etching
behavior relative to normal Si.  Don't understand why you would need the anti-
notching feature if you're not working with SOI though.

Masa Rao


======================================================
Masa Rao                                             Post-Doctoral Researcher
tel:  (805) 893-6108                                Dept. of Mech. & Env. Eng.
fax: (805) 893-8651                                University of California
cell: (805) 452-4098                               Engineering 2, Rm 2355
email: mprao@engineering.ucsb.edu       Santa Barbara, CA  93106
======================================================

reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
Process Variations in Microsystems Manufacturing
Harrick Plasma, Inc.
University Wafer
Mentor Graphics Corporation